ATProto Browser

Record data

{
  "uri": "at://did:plc:p3ygmc4mrhec546crtsvsmor/app.bsky.feed.post/3lmo4565lxk2z",
  "cid": "bafyreicy67niarqx7wkadrvtmoz4744nc6uezwwvpn3wue5y4s4ng6ov7m",
  "value": {
    "text": "Here's another one from the TU Delft. This one runs at 200MHz. \nsps.ewi.tudelft.nl/pubs/Homulle...",
    "$type": "app.bsky.feed.post",
    "embed": {
      "$type": "app.bsky.embed.images",
      "images": [
        {
          "alt": "High-level block diagram of LVDS-comparator based FPGA ADC converter.",
          "image": {
            "$type": "blob",
            "ref": {
              "$link": "bafkreierklmukkx2z56hyy3sxg6jcw36fpmgbvlfajbjmwkh3kgu4ksnaq"
            },
            "mimeType": "image/jpeg",
            "size": 302843
          },
          "aspectRatio": {
            "width": 1208,
            "height": 796
          }
        }
      ]
    },
    "langs": [
      "en"
    ],
    "reply": {
      "root": {
        "cid": "bafyreih7glhrkknu6xegsxigcsa7v5r2y7sncogtb3uux3hw6q4sablv6u",
        "uri": "at://did:plc:p3ygmc4mrhec546crtsvsmor/app.bsky.feed.post/3lmnl2fpbns2y"
      },
      "parent": {
        "cid": "bafyreieqkylr365l56eq3f7oxnqs7yrsowg76sihxnvc2hdxd5buekacau",
        "uri": "at://did:plc:p3ygmc4mrhec546crtsvsmor/app.bsky.feed.post/3lmo3vrwp722z"
      }
    },
    "facets": [
      {
        "index": {
          "byteEnd": 98,
          "byteStart": 64
        },
        "features": [
          {
            "uri": "https://sps.ewi.tudelft.nl/pubs/Homulle15fpga.pdf",
            "$type": "app.bsky.richtext.facet#link"
          }
        ]
      }
    ],
    "createdAt": "2025-04-13T03:28:08.876Z"
  }
}